

# IMPLANTED ASYMMETRIC DOPED POLYSILICON GATE FinFET

## Abstract of the Disclosure

An asymmetric field effect transistor (FET) that has a threshold voltage that is compatible with current CMOS circuit designs and a low-resistance gate electrode is provided. Specifically, the asymmetric FET includes a p-type gate portion and an n-type gate portion on a vertical semiconductor body; an interconnect between the p-type gate portion and the n-type gate portion; and a planarizing structure above the interconnect.

4:00  
4:01  
4:02  
4:03  
4:04  
4:05  
4:06  
4:07  
4:08  
4:09  
4:10  
4:11  
4:12  
4:13  
4:14  
4:15  
4:16  
4:17  
4:18  
4:19  
4:20  
4:21  
4:22  
4:23  
4:24  
4:25  
4:26  
4:27  
4:28  
4:29  
4:30  
4:31  
4:32  
4:33  
4:34  
4:35  
4:36  
4:37  
4:38  
4:39  
4:40  
4:41  
4:42  
4:43  
4:44  
4:45  
4:46  
4:47  
4:48  
4:49  
4:50  
4:51  
4:52  
4:53  
4:54  
4:55  
4:56  
4:57  
4:58  
4:59  
5:00